Exasig

Semiconductor layout search and IP traceability

Know what's in your chip design.

Scan selected GDSII and OASIS layouts for known patterns and IP. Inspect matches and measure distances in SSA Viewer without modifying the source layout.

Search layout patterns without writing or editing a rule deck.

Reference: Sample_IP_A · Layers: M1, V1, M2
Illustrative example — sample data

Layout location

Rotated Mirrored

Matches

  • Sample_Layout_AExact match
    x 1,204.5 · y 877.0 · 0°Geometric match: 100%
  • Sample_Layout_AExact match
    x 3,418.0 · y 212.5 · 90°Geometric match: 100%
  • Sample_Layout_BAccepted variation
    x 642.5 · y 2,036.0 · 180° mirroredGeometric match: 96.4%
ExasigNVIDIA Inception Program member badge

Program membership

Exasig is a member of the NVIDIA Inception program.

Learn about NVIDIA Inception (opens in a new tab)

From a layout question to reviewable results.

  1. 1

    1. Define your search.

    Choose reference IP or a layout pattern, then select the layers and matching criteria.

  2. 2

    2. Scan your layouts.

    Search selected GDSII and OASIS designs for matching geometry, including rotated and mirrored instances.

  3. 3

    3. Review the findings.

    Inspect matches and accepted variations, locate them in the layout, and export results for review.

Answer the questions behind your next design review.

A suspect structure, an IP review, or a reuse decision can send teams searching through layouts, notes, and past projects. Exasig brings pattern searches and match results into a repeatable workflow.

Pattern and IP search

Search selected layouts for geometry matching your reference IP or defined patterns.

Matching controls

Select the layers to compare and configure matching tolerances for your review.

Layout context

Inspect match locations in the layout and connect the findings to the design under review.

Shareable results

Export match results in CSV or JSON for engineering and IP review.

Where design visibility becomes critical.

Where else does this suspect structure appear?

Search selected layouts for a suspect structure such as a stacked via, a gate geometry, or a single-contact connection. Inspect the matches and share the findings with your design team. No rule deck to write or edit.

Request a failure-analysis demo

Turn layout findings into a traceable review record.

Inspect match locations and geometric agreement against your references. Export match results in CSV or JSON for engineering and IP review, and retain the scan settings needed to interpret the findings.

Example match result

Illustrative example — sample data
Design
Sample_Layout_A
Reference
Sample_IP_A
Match type
Exact match
Geometric match
100%
This example illustrates how a result can be presented. Actual results depend on the selected layout, reference, layers, and matching criteria.

Technical FAQ

What layout formats can I search?

Exasig searches GDSII and OASIS layouts.

How do I define a pattern or reference?

Define a pattern from layout geometry or combinations of selected layers, or register a reference IP layout. The search setup also uses the selected layers and applicable process design kit (PDK) context.

Do I need to write a rule deck?

No. Define the pattern or register the reference IP, select the layers, and run the search. There is no rule deck to write or edit.

Which orientations are supported?

Geometry matching supports 0°, 90°, 180°, and 270° rotations and their mirrored equivalents.

Can I review geometric variations?

Configure matching tolerances for selected layers to review accepted variations. Acceptance depends on the reference, selected layers, and matching rules.

What does the geometric match percentage mean?

It summarizes geometric agreement over the selected comparison layers. Review it alongside the match classification and the scan settings.

Does a geometry match establish qualification?

A geometric match describes similarity to a reference layout. Qualification and approval remain separate records and decisions managed by your team.

What can I export?

Export match results in CSV or JSON for further review.

Who it's for

For semiconductor teams working in failure analysis, design and CAD, legal and IP review, and foundry intake.

Plan the right setup for your design environment.

Discuss your deployment requirements, data-handling constraints, and review workflow with the Exasig team.

See how Exasig answers your layout questions.

Walk through a pattern search, inspect matches across selected designs, and review the results. Tell us which workflow matters most to your team.

Tell us about your workflowShare your layout-analysis needs so we can tailor the discussion.

All fields are required unless marked optional. Requested dates and times are preferences, not confirmed appointments.

Leave blank and we'll arrange a time with you. Choose a weekday (Monday through Friday), today or later in Pacific Time.

This site is protected by hCaptcha and its Privacy Policy and Terms of Service apply.

Exasig uses your contact details and message to respond to your demo request and evaluate a potential business relationship. Web3Forms processes submissions, and hCaptcha helps prevent abuse. Routine demo inquiries are retained for up to three years from submission, unless deleted sooner. Please do not submit confidential or export-controlled technical information. See our Privacy Policy or contact privacy@exasig.com.